

IN THE CLAIMS

Please amend claims 31 and 34-36. All claims have been provided as a courtesy to the Examiner.

31. (Amended) A memory device, comprising:
1 a memory array;
2
3 a register [configured] to store at least one bit indicating a suspend status of a
4 write operation; and
5 a control circuit coupled to said memory array and said register, said control
6 circuit [is configured] to update said register and to control the output of a status signal
7 representing said protection status of said data modification operation, and wherein said
8 control circuit includes:
9 a first state machine [configured] to update at least one of said bits
10 indicating said suspend status of said write operation in response to a suspend
11 signal, and
12 a second state machine coupled to said first state machine and
13 [configured] to control the output of said status signal in response to a status
14 request signal.

1 32. (Unchanged) The memory device of claim 31, wherein said write operation
2 represents a byte write operation.

1 33. (Unchanged) The memory device of claim 31, wherein said suspend signal
2 represents a byte write suspend command.

1 34. (Amended) The memory device of claim 31, wherein said control circuit is
2 [configured] to receive a status request signal and said register is [configured] to output
3 said status signal in response to said status request signal, said status signal having a first
4 state to indicate said write operation is suspended and a second state to indicate said write
5 operation is not suspended.

1 35. (Amended) The memory device of claim 35, further comprising:
2 at least one data input/output coupled to said control circuit, wherein the at least
3 one data input/output is [configured] to receive said status request signal from a processor
4 and to provide said status signal to said processor.

1 36. (Amended) The memory device of claim 31, further comprising:
2 a status output coupled to said register, wherein said status output is [configured]
3 to provide a second status signal if [when] said status output is polled, and wherein said
4 second status signal having a first state to indicate said write operation is suspended and a
5 second state to indicate said write operation is not suspended.

1 37. (Unchanged) The memory device of claim 31, wherein said status request signal
2 is a read status register command.